This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-27 09:49:25 +00:00
Code
Activity
315d5e32bf
yosys
/
passes
History
Clifford Wolf
08225f49a4
Add "expose -input"
...
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-03-12 13:52:52 +01:00
..
cmds
Add "setundef -undef"
2018-03-12 13:52:35 +01:00
equiv
Improve log messages in equiv_make
2018-01-19 16:20:40 +01:00
fsm
Remove some dead code from fsm_map
2017-08-21 15:02:16 +02:00
hierarchy
Bugfix in hierarchy blackbox module port width handling
2018-01-07 16:35:22 +01:00
memory
Add "memory_nordff" pass
2018-03-06 23:31:51 +01:00
opt
Fix opt_rmdff handling of $dlatchsr
2018-02-26 11:46:05 +01:00
proc
Add warnings for driver-driver conflicts between FFs (and other cells) and constants
2017-12-12 17:13:27 +01:00
sat
Add "expose -input"
2018-03-12 13:52:52 +01:00
techmap
Fix handling of src attributes in flatten
2018-03-10 13:55:30 +01:00
tests
Add $live and $fair cell types, add support for s_eventually keyword
2017-02-25 10:36:39 +01:00