mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
Code Activity
yosys/backends/verilog
History
Robin Ole Heinemann 2f11dc87c9 write_verilog: emit $check cell names as labels
2025-01-30 14:18:02 +00:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc write_verilog: emit $check cell names as labels 2025-01-30 14:18:02 +00:00