mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 18:05:24 +00:00
6 lines
70 B
Plaintext
6 lines
70 B
Plaintext
read_verilog <<EOT
|
|
module top(input [-128:-65] a);
|
|
endmodule
|
|
EOT
|
|
dump
|