mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-19 20:33:39 +00:00
Code Activity
yosys/passes/memory
History
Matt Johnston 2a3804139f opt_mem_merge: Combine memories for byte enable. 
The RAMs inferred by GHDL are split into separate instances
for byte enables. This pass recombines memories that have the same
input address (and matching characteristics) allowing a single
BRAM to be used with byte enables.

Work in progress, needs more checks for memory compatibility
Briefly tested to work for microwatt
2022-01-14 14:40:04 +08:00
..
Makefile.inc Add memory_narrow pass. 2021-05-25 03:04:13 +02:00
memory.cc opt_mem_merge: Combine memories for byte enable. 2022-01-14 14:40:04 +08:00
memory_bram.cc kernel/mem: Introduce transparency masks. 2021-08-11 00:04:16 +02:00
memory_collect.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
memory_dff.cc FfData: some refactoring. 2021-10-07 04:24:06 +02:00
memory_map.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
memory_memx.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
memory_narrow.cc Add memory_narrow pass. 2021-05-25 03:04:13 +02:00
memory_nordff.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
memory_share.cc memory_share: Fix SAT-based sharing for wide ports. 2021-12-20 18:40:14 +01:00
memory_unpack.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00