mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-29 10:49:25 +00:00
5b779f7f4e
By instantiating the LUTRAM cell directly, we avoid a trip through altsyncram, which speeds up Quartus synthesis time. This also gives a little more flexibility, as Yosys can build RAMs out of individual 32x1 LUTRAM cells. While working on this, I discovered that the mem_init0 parameter of <family>_mlab_cell gets ignored by Quartus. |
||
|---|---|---|
| .. | ||
| aiger | ||
| arch | ||
| asicworld | ||
| bram | ||
| errors | ||
| fsm | ||
| hana | ||
| liberty | ||
| lut | ||
| memfile | ||
| memories | ||
| opt | ||
| opt_share | ||
| proc | ||
| realmath | ||
| rpc | ||
| sat | ||
| select | ||
| share | ||
| simple | ||
| simple_abc9 | ||
| smv | ||
| sva | ||
| svinterfaces | ||
| svtypes | ||
| techmap | ||
| tools | ||
| unit | ||
| various | ||
| vloghtb | ||