3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-08 00:05:48 +00:00
yosys/tests/arch/ecp5
Eddie Hung f03e2c30aa
abc9: replace cell type/parameters if derived type already processed (#2991)
* Add close bracket

* Add testcase

* Replace cell type/param if in unmap_design

* Improve abc9_box error message too

* Update comment as per review
2021-09-09 10:05:55 -07:00
..
.gitignore
add_sub.ys
adffs.ys
bug1459.ys
bug1598.ys
bug1630.il.gz
bug1630.ys
bug2409.ys memory_dff: Fix needlessly duplicating enable bits. 2020-10-22 13:03:42 +02:00
bug2731.ys abc9: replace cell type/parameters if derived type already processed (#2991) 2021-09-09 10:05:55 -07:00
counter.ys
dffs.ys
dpram.v
dpram.ys
fsm.ys Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
latches.ys
latches_abc9.ys tests: tidy up testcase 2020-06-03 08:41:55 -07:00
logic.ys
lutram.ys memory_bram: Reuse extract_rdff helper for make_outreg. 2021-05-25 22:42:03 +02:00
macc.v
macc.ys
memories.ys test/arch/{ecp5,ice40}/memories.ys: Use read_verilog -defer. 2021-08-11 14:52:38 +02:00
mul.ys
mux.ys Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
opt_lut_ins.ys
rom.v
rom.ys
run-test.sh tests: Centralize test collection and Makefile generation 2020-09-21 15:07:02 +02:00
shifter.ys
tribuf.ys