3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
yosys/passes
Krystine Sherwin 1a3f6c9d50
test_cell: Support more cell types
Still unsupported:
- x-prop cells ($eqx, $nex, $bweqx)
- wide muxes (`$_MUX16_` and friends)
- $pmux

Partially supported:
- $bwmux is not supported in `ConstEval::eval()`, works with `-noeval`
- $buf has no mapping in techmap.v so is unusable with `techmap -assert` (i.e. the default)
- $pow has `_TECHMAP_FAIL_` in techmap.v, `-simlib` works for some iterations but fails for others, `-aigmap` works fine

Fix `CellTypes::eval() for `$_NMUX_`.
Fix `RTLIL::Cell::fixup_parameters()` for $concat and $bwmux.
2025-03-31 16:24:40 +13:00
..
cmds select: New type props 2025-02-25 13:41:14 +13:00
equiv mark all hash_into methods nodiscard 2025-01-14 12:39:15 +01:00
fsm fix bugs in handling last id in hdlname to scopename conversion 2025-01-16 12:57:08 +01:00
hierarchy keep_hierarchy.cc: use strictly correct syntax for printf of uint64_t values 2025-01-10 14:03:09 -08:00
memory memory_libmap: update indices on design modification 2025-02-11 13:32:34 +01:00
opt Fix runtime error on shr INT_MAX 2025-02-14 14:01:36 +13:00
pmgen Merge pull request #4448 from georgerennie/shiftadd_gating 2024-11-20 13:34:09 +01:00
proc mark all hash_into methods nodiscard 2025-01-14 12:39:15 +01:00
sat mark all hash_into methods nodiscard 2025-01-14 12:39:15 +01:00
techmap Merge pull request #4876 from gadfort/segfault-lexer 2025-02-07 20:24:08 +01:00
tests test_cell: Support more cell types 2025-03-31 16:24:40 +13:00