mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
1a07b330f8
Quartus assumes unsigned multiplication by default, breaking signed multiplies, so add an input signedness parameter to the MISTRAL_MUL* cells to propagate to Quartus' <family>_mac cells.
84 lines
1.4 KiB
Verilog
84 lines
1.4 KiB
Verilog
(* abc9_box *)
|
|
module MISTRAL_MUL27X27(input [26:0] A, input [26:0] B, output [53:0] Y);
|
|
|
|
parameter A_SIGNED = 1;
|
|
parameter B_SIGNED = 1;
|
|
|
|
// TODO: Cyclone 10 GX timings; the below are for Cyclone V
|
|
specify
|
|
(A *> Y) = 3732;
|
|
(B *> Y) = 3928;
|
|
endspecify
|
|
|
|
wire [53:0] A_, B_;
|
|
|
|
if (A_SIGNED)
|
|
assign A_ = $signed(A);
|
|
else
|
|
assign A_ = $unsigned(A);
|
|
|
|
if (B_SIGNED)
|
|
assign B_ = $signed(B);
|
|
else
|
|
assign B_ = $unsigned(B);
|
|
|
|
assign Y = A_ * B_;
|
|
|
|
endmodule
|
|
|
|
(* abc9_box *)
|
|
module MISTRAL_MUL18X18(input [17:0] A, input [17:0] B, output [35:0] Y);
|
|
|
|
parameter A_SIGNED = 1;
|
|
parameter B_SIGNED = 1;
|
|
|
|
// TODO: Cyclone 10 GX timings; the below are for Cyclone V
|
|
specify
|
|
(A *> Y) = 3180;
|
|
(B *> Y) = 3982;
|
|
endspecify
|
|
|
|
wire [35:0] A_, B_;
|
|
|
|
if (A_SIGNED)
|
|
assign A_ = $signed(A);
|
|
else
|
|
assign A_ = $unsigned(A);
|
|
|
|
if (B_SIGNED)
|
|
assign B_ = $signed(B);
|
|
else
|
|
assign B_ = $unsigned(B);
|
|
|
|
assign Y = A_ * B_;
|
|
|
|
endmodule
|
|
|
|
(* abc9_box *)
|
|
module MISTRAL_MUL9X9(input [8:0] A, input [8:0] B, output [17:0] Y);
|
|
|
|
parameter A_SIGNED = 1;
|
|
parameter B_SIGNED = 1;
|
|
|
|
// TODO: Cyclone 10 GX timings; the below are for Cyclone V
|
|
specify
|
|
(A *> Y) = 2818;
|
|
(B *> Y) = 3051;
|
|
endspecify
|
|
|
|
wire [17:0] A_, B_;
|
|
|
|
if (A_SIGNED)
|
|
assign A_ = $signed(A);
|
|
else
|
|
assign A_ = $unsigned(A);
|
|
|
|
if (B_SIGNED)
|
|
assign B_ = $signed(B);
|
|
else
|
|
assign B_ = $unsigned(B);
|
|
|
|
assign Y = A_ * B_;
|
|
|
|
endmodule
|