3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
yosys/backends
Krystine Sherwin 18b44a1e84
yosys-witness: add append option to yw2yw
Can now append a user defined number of steps to input traces when joining.
If the number of steps is +ve, inputs are all set to 0.
If -ve then steps are skipped.
If all of steps are skipped (including init step) then the input trace will not be copied.
If more than one input trace is provided, the append option will need to be provided the same number of times as there are input traces.
2023-05-22 11:44:19 +12:00
..
aiger ABC9: Cell Port Bug Patch (#3670) 2023-04-22 16:24:36 -07:00
blif Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
btor sim/formalff: Clock handling for yw cosim 2023-01-11 18:07:16 +01:00
cxxrtl Add support for GHDL modfloor operator 2022-07-05 15:15:54 -04:00
edif Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
firrtl backends/firrtl: Ensure modInstance is valid 2023-02-03 08:27:52 -05:00
intersynth Intersynth URL 2021-06-09 12:42:52 +02:00
jny Fixes for some of clang scan-build detected issues 2023-01-17 12:58:08 +01:00
json Fixes for some of clang scan-build detected issues 2023-01-17 12:58:08 +01:00
rtlil backends/rtlil: Do not shorten a value with z bits to 'x 2023-01-29 14:02:25 +01:00
simplec Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
smt2 yosys-witness: add append option to yw2yw 2023-05-22 11:44:19 +12:00
smv Add bwmuxmap pass 2022-11-30 18:50:53 +01:00
spice Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
table Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
verilog verilog_backend: Do not run bwmuxmap even if in expr mode 2023-02-13 14:00:38 +01:00