mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 09:34:09 +00:00
verilog_backend: Do not run bwmuxmap even if in expr mode
While bwmuxmap generates equivalent logic, it doesn't propagate x bits in the same way, which can be relevant when writing verilog.
This commit is contained in:
parent
6d021f04d4
commit
160eeab2bb
|
@ -2329,7 +2329,6 @@ struct VerilogBackend : public Backend {
|
|||
if (!noexpr) {
|
||||
Pass::call(design, "bmuxmap");
|
||||
Pass::call(design, "demuxmap");
|
||||
Pass::call(design, "bwmuxmap");
|
||||
}
|
||||
Pass::call(design, "clean_zerowidth");
|
||||
log_pop();
|
||||
|
|
Loading…
Reference in a new issue