mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
10 lines
150 B
Text
10 lines
150 B
Text
read_verilog <<EOF
|
|
module bad(
|
|
input in,
|
|
output reg [1:0] out
|
|
);
|
|
assign out = {in, 1'b0};
|
|
endmodule
|
|
EOF
|
|
proc
|
|
write_aiger -vmap /dev/null /dev/null
|