mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-23 06:13:41 +00:00
21 lines
306 B
Text
21 lines
306 B
Text
(* LeakagePower = "8" *)
|
|
(* area = "16" *)
|
|
(* blackbox = 1 *)
|
|
module inv(Z0, Z1, Z2, Z3, D0, D1, D2, D3);
|
|
input D0;
|
|
wire D0;
|
|
input D1;
|
|
wire D1;
|
|
input D2;
|
|
wire D2;
|
|
input D3;
|
|
wire D3;
|
|
output Z0;
|
|
wire Z0;
|
|
output Z1;
|
|
wire Z1;
|
|
output Z2;
|
|
wire Z2;
|
|
output Z3;
|
|
wire Z3;
|
|
endmodule
|