mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 03:15:50 +00:00
22 lines
1.2 KiB
Makefile
22 lines
1.2 KiB
Makefile
|
|
OBJS += techlibs/intel_le/synth_intel_le.o
|
|
|
|
# Techmap
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/abc9_map.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/abc9_unmap.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/abc9_model.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/le_map.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/le_sim.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/arith_le_map.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/dff_map.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/dff_sim.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/mem_sim.v))
|
|
|
|
$(eval $(call add_share_file,share/intel_le/cycloneiv,techlibs/intel_le/cycloneiv/cells_sim.v))
|
|
|
|
# RAM
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/bram_m9k.txt))
|
|
|
|
# Miscellaneous
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/megafunction_bb.v))
|
|
$(eval $(call add_share_file,share/intel_le/common,techlibs/intel_le/common/quartus_rename.v))
|