mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
0f96ae5990
Some builtin cells have an undefined (x) output even when all inputs are defined. This is not natively supported by the formal backends which will produce a fully defined value instead. This can lead to issues when combining different backends in a formal flow. To work around these, this adds a file containing verilog implementation of cells matching the fully defined behavior implemented by the smt2 backend.
37 lines
1.5 KiB
Makefile
37 lines
1.5 KiB
Makefile
|
|
ifneq ($(SMALL),1)
|
|
OBJS += techlibs/common/synth.o
|
|
OBJS += techlibs/common/prep.o
|
|
endif
|
|
|
|
GENFILES += techlibs/common/simlib_help.inc
|
|
GENFILES += techlibs/common/simcells_help.inc
|
|
|
|
techlibs/common/simlib_help.inc: techlibs/common/cellhelp.py techlibs/common/simlib.v
|
|
$(Q) mkdir -p techlibs/common
|
|
$(P) $(PYTHON_EXECUTABLE) $^ > $@.new
|
|
$(Q) mv $@.new $@
|
|
|
|
techlibs/common/simcells_help.inc: techlibs/common/cellhelp.py techlibs/common/simcells.v
|
|
$(Q) mkdir -p techlibs/common
|
|
$(P) $(PYTHON_EXECUTABLE) $^ > $@.new
|
|
$(Q) mv $@.new $@
|
|
|
|
kernel/register.o: techlibs/common/simlib_help.inc techlibs/common/simcells_help.inc
|
|
|
|
$(eval $(call add_share_file,share,techlibs/common/simlib.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/simcells.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/techmap.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/smtmap.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/pmux2mux.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/adff2dff.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/dff2ff.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/gate2lut.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/cmp2lut.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/cells.lib))
|
|
$(eval $(call add_share_file,share,techlibs/common/mul2dsp.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/abc9_model.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/abc9_map.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/abc9_unmap.v))
|
|
$(eval $(call add_share_file,share,techlibs/common/cmp2lcu.v))
|