3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-16 20:24:46 +00:00
yosys/tests/liberty_verilog/busdef2.lib
2024-10-05 01:34:12 -10:00

45 lines
No EOL
1.3 KiB
Text

/* Tests two things: */
/* (1) Bus without any individual pin definition */
/* (2) Having a custom field with define, which can allow square brackets */
library (liberty_define) {
delay_model : "table_lookup" ;
simulation : false ;
capacitive_load_unit (1,pF) ;
leakage_power_unit : "1pW" ;
current_unit : "1A" ;
pulling_resistance_unit : "1kohm" ;
time_unit : "1ns" ;
voltage_unit : "1v" ;
library_features : "report_delay_calculation" ;
input_threshold_pct_rise : 50 ;
input_threshold_pct_fall : 50 ;
output_threshold_pct_rise : 50 ;
output_threshold_pct_fall : 50 ;
slew_lower_threshold_pct_rise : 30 ;
slew_lower_threshold_pct_fall : 30 ;
slew_upper_threshold_pct_rise : 70 ;
slew_upper_threshold_pct_fall : 70 ;
slew_derate_from_library : 1.0 ;
nom_process : 1.0 ;
nom_temperature : 85.0 ;
nom_voltage : 0.75 ;
type (bus8) {
base_type : "array";
data_type : "bit";
bit_width : 8;
bit_from : 7;
bit_to : 0;
}
define (original_pin, pin, string) ;
cell (not_cell) {
bus (A) {
bus_type : "bus8" ;
direction : "input" ;
}
pin (Y) {
function : !A[0] ;
direction : "output" ;
original_pin : A[0] ;
}
}
}