3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-08 18:31:51 +00:00
yosys/backends/cxxrtl
whitequark 0d0bf9c4a2 write_cxxrtl: ignore disconnected module ports.
E.g. port `q` in `submod x(.p(p), .q());`.

Fixes #1920.
2020-04-14 12:36:20 +00:00
..
cxxrtl.cc write_cxxrtl: ignore disconnected module ports. 2020-04-14 12:36:20 +00:00
cxxrtl.h write_cxxrtl: improve writable memory handling. 2020-04-09 04:08:36 +00:00
Makefile.inc write_cxxrtl: new backend. 2020-04-09 04:08:36 +00:00