mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	write_cxxrtl: ignore disconnected module ports.
E.g. port `q` in `submod x(.p(p), .q());`. Fixes #1920.
This commit is contained in:
		
							parent
							
								
									f44b287f8e
								
							
						
					
					
						commit
						0d0bf9c4a2
					
				
					 1 changed files with 2 additions and 0 deletions
				
			
		| 
						 | 
				
			
			@ -970,6 +970,8 @@ struct CxxrtlWorker {
 | 
			
		|||
						continue;
 | 
			
		||||
				}
 | 
			
		||||
				if (cell->output(conn.first)) {
 | 
			
		||||
					if (conn.second.empty())
 | 
			
		||||
						continue; // ignore disconnected ports
 | 
			
		||||
					f << indent;
 | 
			
		||||
					dump_sigspec_lhs(conn.second);
 | 
			
		||||
					f << " = " << mangle(cell) << "." << mangle_wire_name(conn.first) << ".curr;\n";
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue