This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-24 00:14:36 +00:00
Code
Activity
0cb6725b6e
yosys
/
tests
/
arch
History
Dan Ravensloft
b004f09018
intel_alm: DSP inference
2020-07-05 05:39:20 +02:00
..
anlogic
Simplify breaking tests/arch/*/fsm.ys tests
2020-03-20 11:25:17 -07:00
common
ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.
2020-02-06 16:52:51 +00:00
ecp5
tests: tidy up testcase
2020-06-03 08:41:55 -07:00
efinix
Simplify breaking tests/arch/*/fsm.ys tests
2020-03-20 11:25:17 -07:00
gowin
Add opt_lut_ins pass. (
#1673
)
2020-02-03 14:57:17 +01:00
ice40
allow range for mux test
2020-06-01 13:48:19 +02:00
intel_alm
intel_alm: DSP inference
2020-07-05 05:39:20 +02:00
xilinx
Merge pull request
#2077
from YosysHQ/eddie/abc9_dff_improve
2020-06-04 08:15:25 -07:00
run-test.sh
tests: extend tests/arch/run-tests.sh for defines
2020-03-05 08:08:32 -08:00