mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-16 04:05:42 +00:00
Code Activity
yosys/tests/verific/README.md
Akash Levy 6021168b03 Add back VHDL support
2025-10-02 00:39:33 -07:00

330 B
Raw Blame History

Verific Test Cases

Disabled

  • memory_semantics: relies on initial values being retained, which we do not want
  • rom_case: we need different behavior for multi-port memories
  • blackbox*: we need different behavior for parametrized blackboxes
  • chformal: relies on initial values being retained, which we do not want