mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity
yosys/frontends/ast
History
Marcelina Kościelnicka 009940f56c rtlil: Make Process handling more uniform with Cell and Wire. 
- add a backlink to module from Process
- make constructor and destructor protected, expose Module functions
  to add and remove processes
2021-07-12 00:47:34 +02:00
..
ast.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
ast.h Merge pull request #2817 from YosysHQ/claire/fixemails 2021-06-09 13:22:52 +02:00
dpicall.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
genrtlil.cc rtlil: Make Process handling more uniform with Cell and Wire. 2021-07-12 00:47:34 +02:00
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
simplify.cc sv: fix a few struct and enum memory leaks 2021-07-06 12:15:08 -04:00