This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-08-07 22:51:42 +00:00
Code
Activity
main
yosys
/
techlibs
/
gowin
History
Exact
Exact
Union
RegExp
Catherine
1277640bdf
CMake: add missing dependency edges for
synth_*
passes.
2026-08-06 14:48:56 +00:00
..
adc.v
arith_map.v
brams.txt
brams_map.v
brams_map_gw5a.v
cells_latch.v
cells_map.v
cells_sim.v
cells_xtra.py
cells_xtra_gw1n.v
cells_xtra_gw2a.v
cells_xtra_gw5a.v
CMakeLists.txt
dsp_map.v
lutrams.txt
lutrams_map.v
synth_gowin.cc