mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Docs: Assert cell has group

Browse source 
Explicitly assign $_TBUF_ to `gate_other` and remove catch if a cell has no group.
This commit is contained in:
Krystine Sherwin 2024-09-05 16:20:13 +12:00
parent 5c4f7b4deb
commit f70a66f5b3
No known key found for this signature in database
3 changed files with 2 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
docs/source/cell_word.rst
View file

@ -28,5 +28,3 @@ Simulation models for the RTL cells can be found in the file
/cell/word_formal /cell/word_formal
/cell/word_debug /cell/word_debug
/cell/word_wire /cell/word_wire
.. todo:: Add check for unexpected ``word_other`` cells

7
techlibs/common/cellhelp.py
View file

@ -88,12 +88,7 @@ for line in fileinput.input():
simHelper.desc.pop(1) simHelper.desc.pop(1)
# check group # check group
if not simHelper.group: assert simHelper.group, f"techlibs/common/{simHelper.source}: {simHelper.name} cell missing group"
if short_filename == 'simcells.v':
simHelper.group = "gate_"
elif short_filename == 'simlib.v':
simHelper.group = "word_"
simHelper.group += "other"
# dump # dump
print(simHelper) print(simHelper)

1
techlibs/common/simcells.v
View file

@ -461,6 +461,7 @@ endmodule
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
//- //-
//- $_TBUF_ (A, E, Y) //- $_TBUF_ (A, E, Y)
//* group gate_other
//- //-
//- A tri-state buffer. //- A tri-state buffer.
//- //-