mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

reformat wand/wor test

Browse source
This commit is contained in:
Stefan Biereigel 2019-05-27 18:45:54 +02:00
parent c5fe04acfd
commit f68b658b4b
1 changed files with 21 additions and 22 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

43
tests/various/wandwor.v
View file

@ -1,34 +1,33 @@
module a(Q); module a(Q);
output wire Q; output wire Q = 0;
assign Q = 0;
endmodule endmodule
module b(D); module b(D);
input wire D; input wire D;
endmodule endmodule
module c; module c;
wor D; // net definitions
assign D = 1; wor D;
assign D = 0; wand E;
assign D = 1;
assign D = 0;
// assignments to wired logic nets
assign D = 1;
assign D = 0;
assign D = 1;
assign D = 0;
wand E; // assignments of wired logic nets to wires
wire F = E;
genvar i;
for (i = 0; i < 3; i = i + 1)
begin :genloop
a a_inst (
.Q(E)
);
b b_inst (
.D(E)
);
end
genvar i;
for (i = 0; i < 3; i = i + 1)
begin : genloop
// connection of module outputs
a a_inst (.Q(E));
// connection of module inputs
b b_inst (.D(E));
end
endmodule endmodule