mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-14 04:48:46 +00:00
Code Activity

reformat wand/wor test

Browse source
This commit is contained in:
Stefan Biereigel 2019-05-27 18:45:54 +02:00
parent c5fe04acfd
commit f68b658b4b
1 changed files with 21 additions and 22 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

33
tests/various/wandwor.v
View file

@ -1,7 +1,5 @@
module a(Q); module a(Q);
output wire Q; output wire Q = 0;
assign Q = 0;
endmodule endmodule
module b(D); module b(D);
@ -9,26 +7,27 @@ module b(D);
endmodule endmodule
module c; module c;
// net definitions
wor D; wor D;
assign D = 1;
assign D = 0;
assign D = 1;
assign D = 0;
wand E; wand E;
// assignments to wired logic nets
assign D = 1;
assign D = 0;
assign D = 1;
assign D = 0;
// assignments of wired logic nets to wires
wire F = E;
genvar i; genvar i;
for (i = 0; i < 3; i = i + 1) for (i = 0; i < 3; i = i + 1)
begin :genloop begin : genloop
a a_inst ( // connection of module outputs
.Q(E) a a_inst (.Q(E));
);
b b_inst ( // connection of module inputs
.D(E) b b_inst (.D(E));
);
end end
endmodule endmodule