mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

Add assign PCOUT = P to DSP48E1

Browse source
This commit is contained in:
Eddie Hung 2019-08-13 12:19:26 -07:00
parent 0597a3ea23
commit ed4b2834ef
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/cells_sim.v
View file

@ -784,4 +784,6 @@ module DSP48E1 (
end
endgenerate
assign PCOUT = P;
endmodule