mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Fix importing parametrized VHDL entity

Browse source
This commit is contained in:
Miodrag Milanovic 2023-05-23 08:25:08 +02:00
parent 4f3d1be96a
commit ecd289c100
1 changed files with 4 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
frontends/verific/verific.cc
View file

@ -2468,6 +2468,7 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
Netlist *nl; Netlist *nl;
int i; int i;
std::string cell_name = top;
FOREACH_ARRAY_ITEM(netlists, i, nl) { FOREACH_ARRAY_ITEM(netlists, i, nl) {
if (!nl) continue; if (!nl) continue;
@ -2475,7 +2476,9 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
continue; continue;
nl->AddAtt(new Att(" \\top", NULL)); nl->AddAtt(new Att(" \\top", NULL));
nl_todo.emplace(nl->CellBaseName(), nl); nl_todo.emplace(nl->CellBaseName(), nl);
cell_name = nl->Owner()->Name();
} }
if (top.empty()) cell_name = top;
delete netlists; delete netlists;
@ -2495,7 +2498,7 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
if (nl_done.count(it->first) == 0) { if (nl_done.count(it->first) == 0) {
VerificImporter importer(false, false, false, false, false, false, false); VerificImporter importer(false, false, false, false, false, false, false);
nl_done[it->first] = it->second; nl_done[it->first] = it->second;
importer.import_netlist(design, nl, nl_todo, nl->Owner()->Name() == top); importer.import_netlist(design, nl, nl_todo, nl->Owner()->Name() == cell_name);
} }
nl_todo.erase(it); nl_todo.erase(it);
} }