mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

test_cell: Add $bweqx, kinda

Browse source 
It fails in sat, and in `ConstEval::eval()`.  But it's pseudo supported in test_cell at least.

Also fix `RTLIL::Cell::fixup_parameters()` for $bweqx.
This commit is contained in:
Krystine Sherwin 2025-03-31 16:39:13 +13:00
parent 1a3f6c9d50
commit eb5abf9c12
No known key found for this signature in database
2 changed files with 11 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

15
passes/tests/test_cell.cc
View file

@ -429,17 +429,20 @@ static RTLIL::Cell* create_gold_module(RTLIL::Design *design, RTLIL::IdString ce
cell->setPort(ID::Y, wire);
}
if (cell_type == ID($bwmux))
if (cell_type.in(ID($bwmux), ID($bweqx)))
{
int a_size = GetSize(cell->getPort(ID::A));
wire = module->addWire(ID::B);
wire->width = a_size;
wire->port_output = true;
cell->setPort(ID::B, wire);
wire = module->addWire(ID::S);
wire->width = a_size;
wire->port_output = true;
cell->setPort(ID::S, wire);
if (cell_type == ID($bwmux))
{
wire = module->addWire(ID::S);
wire->width = a_size;
wire->port_output = true;
cell->setPort(ID::S, wire);
}
wire = module->addWire(ID::Y);
wire->width = a_size;
wire->port_output = true;
@ -1112,6 +1115,8 @@ struct TestCellPass : public Pass {
cell_types[ID($pmux)] = "*";
if (noeval)
cell_types[ID($bwmux)] = "A";
if (nosat && noeval)
cell_types[ID($bweqx)] = "A";
cell_types[ID($slice)] = "A";
cell_types[ID($concat)] = "AB";