mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-18 11:50:49 +00:00
Code Activity

analogdevices: Use dump_meminit

Browse source 
Add `INIT_FILE` and `SIM_INIT_BEHAVIOR` parameters.
Add `init any` to non-full ADI ram blocks.
This commit is contained in:
Krystine Sherwin 2025-11-10 17:23:41 +13:00
parent 7f8334e781
commit eb2b57b084
No known key found for this signature in database
4 changed files with 25 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/analogdevices/cells_sim.v
View file

@ -1105,10 +1105,13 @@ endmodule
module RBRAM #(
parameter TARGET_NODE = "T40LP_Gen2.4",
parameter BRAM_MODE = "SDP_1024x40",
parameter INIT_FILE_A = "",
parameter INIT_FILE_B = "",
parameter QA_REG = 0,
parameter QB_REG = 0,
parameter CLKA_INV = 0,
parameter CLKB_INV = 0,
parameter SIM_INIT_BEHAVIOR = "UNINITIALIZED",
parameter DATA_WIDTH = 40,
parameter ADDR_WIDTH = 12,
parameter WE_WIDTH = 20,
@ -1145,10 +1148,13 @@ endmodule
module RBRAM2 #(
parameter TARGET_NODE = "T16FFC_Gen2.4",
parameter BRAM_MODE = "SDP_2048x40",
parameter INIT_FILE_A = "",
parameter INIT_FILE_B = "",
parameter QA_REG = 0,
parameter QB_REG = 0,
parameter CLKA_INV = 0,
parameter CLKB_INV = 0,
parameter SIM_INIT_BEHAVIOR = "UNINITIALIZED",
parameter DATA_WIDTH = 40,
parameter ADDR_WIDTH = 13,
parameter WE_WIDTH = 20,