mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-31 08:23:19 +00:00
Code Activity

sta: assume input-less modules to be constant drivers and don't warn ...

Browse source 
if no timing arcs. Also handle undefined modules with a warning
This commit is contained in:
Eddie Hung 2020-04-03 14:20:57 -07:00
parent 9cf172b7a9
commit e6642d2928
3 changed files with 53 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

9
passes/cmds/sta.cc
View file

@ -60,10 +60,13 @@ struct StaWorker
for (auto cell : module->cells())
{
Module *inst_module = design->module(cell->type);
log_assert(inst_module);
if (!inst_module) {
log_warning("Cell type '%s' not recognised! Ignoring.\n", log_id(cell->type));
continue;
}
if (!inst_module->get_blackbox_attribute()) {
log_warning("Module '%s' is not a black- nor white-box!\n", log_id(cell->type));
log_warning("Cell type '%s' is not a black- nor white-box! Ignoring.\n", log_id(cell->type));
continue;
}
@ -73,7 +76,7 @@ struct StaWorker
if (!timing.count(derived_type)) {
auto &t = timing.setup_module(inst_module);
if (t.comb.empty() && t.arrival.empty() && t.required.empty())
if (t.has_inputs && t.comb.empty() && t.arrival.empty() && t.required.empty())
log_warning("Module '%s' has no timing arcs!\n", log_id(cell->type));
}