mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 02:25:35 +00:00
parse_xaiger to cope with flops
This commit is contained in:
parent
4623177655
commit
e3d160a9ca
2 changed files with 123 additions and 83 deletions
|
@ -37,10 +37,12 @@ struct AigerReader
|
|||
unsigned M, I, L, O, A;
|
||||
unsigned B, C, J, F; // Optional in AIGER 1.9
|
||||
unsigned line_count;
|
||||
uint32_t piNum, flopNum;
|
||||
|
||||
std::vector<RTLIL::Wire*> inputs;
|
||||
std::vector<RTLIL::Wire*> latches;
|
||||
std::vector<RTLIL::Wire*> outputs;
|
||||
std::vector<RTLIL::Cell*> boxes;
|
||||
|
||||
AigerReader(RTLIL::Design *design, std::istream &f, RTLIL::IdString module_name, RTLIL::IdString clk_name, std::string map_filename, bool wideports);
|
||||
void parse_aiger();
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue