mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-09 04:31:25 +00:00
Code Activity

Verific UPF eval working

Browse source
This commit is contained in:
Akash Levy 2024-10-17 04:40:38 -07:00
parent 9e2a89070d
commit e2659247fc
3 changed files with 18 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

10
Makefile
View file

@ -19,12 +19,14 @@ ENABLE_GHDL := 0
ENABLE_SLANG := 0
ENABLE_VERIFIC := 1
ENABLE_VERIFIC_SYSTEMVERILOG := 1
ENABLE_VERIFIC_GHDL := 0
ENABLE_VERIFIC_VHDL := 0
ENABLE_VERIFIC_HIER_TREE := 1
ENABLE_VERIFIC_SILIMATE_EXTENSIONS := 1
ENABLE_VERIFIC_YOSYSHQ_EXTENSIONS := 0
ENABLE_VERIFIC_EDIF := 0
ENABLE_VERIFIC_LIBERTY := 0
ENABLE_VERIFIC_UPF := 0
ENABLE_VERIFIC_UPF := 1
ENABLE_COVER := 1
ENABLE_LIBYOSYS := 0
ENABLE_ZLIB := 1
@ -522,6 +524,9 @@ ifneq ($(wildcard $(VERIFIC_DIR)/verilog),)
VERIFIC_COMPONENTS += verilog
endif
endif
ifeq ($(ENABLE_VERIFIC_GHDL),1)
CXXFLAGS += -DVERIFIC_GHDL_SUPPORT
endif
ifeq ($(ENABLE_VERIFIC_VHDL),1)
VERIFIC_COMPONENTS += vhdl
CXXFLAGS += -DVERIFIC_VHDL_SUPPORT
@ -543,6 +548,9 @@ VERIFIC_COMPONENTS += hdl_file_sort verilog_nl
VERIFIC_COMPONENTS += commands upf
CXXFLAGS += -DVERIFIC_UPF_SUPPORT
endif
ifeq ($(ENABLE_VERIFIC_SILIMATE_EXTENSIONS),1)
CXXFLAGS += -DSILIMATE_VERIFIC_EXTENSIONS
endif
ifeq ($(ENABLE_VERIFIC_YOSYSHQ_EXTENSIONS),1)
VERIFIC_COMPONENTS += extensions
CXXFLAGS += -DYOSYSHQ_VERIFIC_EXTENSIONS