mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-05 15:34:02 +00:00
Remove .c_str() calls from log()/log_error()
There are some leftovers, but this is an easy regex-based approach that removes most of them.
This commit is contained in:
parent
c2291c10a6
commit
e0ae7b7af4
140 changed files with 623 additions and 623 deletions
|
@ -41,7 +41,7 @@ static RTLIL::Wire * add_wire(RTLIL::Module *module, std::string name, int width
|
|||
|
||||
if (module->count_id(name) != 0)
|
||||
{
|
||||
log("Module %s already has such an object %s.\n", module->name.c_str(), name.c_str());
|
||||
log("Module %s already has such an object %s.\n", module->name, name);
|
||||
name += "$";
|
||||
return add_wire(module, name, width, flag_input, flag_output);
|
||||
}
|
||||
|
@ -56,7 +56,7 @@ static RTLIL::Wire * add_wire(RTLIL::Module *module, std::string name, int width
|
|||
module->fixup_ports();
|
||||
}
|
||||
|
||||
log("Added wire %s to module %s.\n", name.c_str(), module->name.c_str());
|
||||
log("Added wire %s to module %s.\n", name, module->name);
|
||||
}
|
||||
|
||||
return wire;
|
||||
|
@ -319,7 +319,7 @@ struct SetundefPass : public Pass {
|
|||
wire = add_wire(module, name, c.width, true, false);
|
||||
module->connect(RTLIL::SigSig(c, wire));
|
||||
}
|
||||
log("Exposing undriven wire %s as input.\n", wire->name.c_str());
|
||||
log("Exposing undriven wire %s as input.\n", wire->name);
|
||||
}
|
||||
module->fixup_ports();
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue