mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 00:55:32 +00:00
Merge pull request #1679 from thasti/delay-parsing
Fix crash on wire declaration with delay
This commit is contained in:
commit
e069259a53
2 changed files with 7 additions and 2 deletions
5
tests/various/bug1614.ys
Normal file
5
tests/various/bug1614.ys
Normal file
|
@ -0,0 +1,5 @@
|
|||
read_verilog <<EOT
|
||||
module testcase;
|
||||
wire [3:0] #1 a = 4'b0000;
|
||||
endmodule
|
||||
EOT
|
Loading…
Add table
Add a link
Reference in a new issue