mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-14 23:05:28 +00:00
Code Activity

Detect and reject cases that do not map well to iCE40 DSPs (yet)

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-02-20 11:18:19 +01:00
parent 62493c91b2
commit dca65d83a0
2 changed files with 17 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

9
passes/pmgen/ice40_dsp.cc
View file

@ -59,10 +59,15 @@ void create_ice40_dsp(ice40_dsp_pm &pm)
return;
}
log(" replacing $mul with SB_MAC16 cell.\n");
bool mul_signed = pm.st.mul->getParam("\\A_SIGNED").as_bool();
if (mul_signed) {
log(" inference of signed iCE40 DSP arithmetic is currently not supported.\n");
return;
}
log(" replacing $mul with SB_MAC16 cell.\n");
Cell *cell = pm.module->addCell(NEW_ID, "\\SB_MAC16");
pm.module->swap_names(cell, pm.st.mul);