3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-09 20:50:51 +00:00

Cleanups and improvements in examples/cmos/

This commit is contained in:
Clifford Wolf 2016-03-11 11:30:01 +01:00
parent 3265795154
commit dac807fb33
5 changed files with 19 additions and 12 deletions

View file

@ -1,7 +1,7 @@
In this directory you will find out, how to generate a spice output
operating in two modes, analog or event-driven mode supported by ngspice
xspice sub-module.
In this directory contains an example for generating a spice output using two
different spice modes, normal analog transient simulation and event-driven
digital simulation as supported by ngspice xspice sub-module.
Each test bench can be run separately by either running:
@ -9,4 +9,5 @@ Each test bench can be run separately by either running:
- testbench_digital.sh for mixed-signal digital simulation.
The later case also includes pure verilog simulation using the iverilog
and gtkwave to represent the results.
and gtkwave for comparison.