mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-11 03:33:36 +00:00
14 lines
483 B
Plaintext
14 lines
483 B
Plaintext
|
|
In this directory contains an example for generating a spice output using two
|
|
different spice modes, normal analog transient simulation and event-driven
|
|
digital simulation as supported by ngspice xspice sub-module.
|
|
|
|
Each test bench can be run separately by either running:
|
|
|
|
- testbench.sh, to start analog simulation or
|
|
- testbench_digital.sh for mixed-signal digital simulation.
|
|
|
|
The later case also includes pure verilog simulation using the iverilog
|
|
and gtkwave for comparison.
|
|
|