3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-18 05:05:45 +00:00

opt_expr: convert remaining rewrites to patcher

This commit is contained in:
Emil J. Tywoniak 2026-05-30 12:01:56 +02:00
parent a689cdc6ed
commit d952b04e54
3 changed files with 221 additions and 155 deletions

View file

@ -34,6 +34,7 @@ public:
const std::vector<RTLIL::SigSig> &connections() const;
void patch(Cell* old_cell, IdString old_port, SigSpec new_sig);
void patch(Cell* old_cell, const std::vector<std::pair<IdString, SigSpec>> &port_replacements);
RTLIL::Wire *addWire(RTLIL::IdString name, int width = 1);
RTLIL::Wire *addWire(RTLIL::IdString name, const RTLIL::Wire *other);