mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 00:55:32 +00:00
Merge pull request #4931 from povik/buf-clean
opt_clean, simplemap: Add `$buf` handling
This commit is contained in:
commit
d8a4991289
4 changed files with 24 additions and 2 deletions
13
tests/techmap/buf.ys
Normal file
13
tests/techmap/buf.ys
Normal file
|
@ -0,0 +1,13 @@
|
|||
read_verilog -icells <<EOF
|
||||
module top(input wire [2:0] a, output wire [2:0] y);
|
||||
\$buf #(.WIDTH(3)) b(.A(a), .Y(y));
|
||||
endmodule
|
||||
EOF
|
||||
design -save save
|
||||
|
||||
opt_clean
|
||||
select -assert-none t:$buf
|
||||
|
||||
design -load save
|
||||
techmap
|
||||
select -assert-none t:$buf
|
Loading…
Add table
Add a link
Reference in a new issue