mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 21:39:14 +00:00
Code Activity

Merge pull request #5442 from rocallahan/verific-bus-ports

Browse source 
Set `port_id` for Verific `PortBus` wires
This commit is contained in:
Miodrag Milanović 2025-11-03 10:04:07 +01:00 • committed by GitHub
commit d0a41d4f58
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 14 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/verific/verific.cc
View file

@ -1576,6 +1576,7 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
SetIter si ; SetIter si ;
Port *port ; Port *port ;
FOREACH_PORT_OF_PORTBUS(portbus, si, port) { FOREACH_PORT_OF_PORTBUS(portbus, si, port) {
wire->port_id = nl->IndexOf(port) + 1;
import_attributes(wire->attributes, port->GetNet(), nl, portbus->Size()); import_attributes(wire->attributes, port->GetNet(), nl, portbus->Size());
break; break;
} }

13
tests/verific/port_bus_order.ys Normal file
View file

@ -0,0 +1,13 @@
verific -sv <<EOT
module simple (
input [3:0] I2,
input [3:0] I1,
output [3:0] result
);
assign result = I2 & I1;
endmodule
EOT
verific -import simple
write_verilog verilog_port_bus_order.out
!grep -qF 'simple(I2, I1, result)' verilog_port_bus_order.out