mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-17 13:00:29 +00:00
Code Activity

analogdevices: Native LUTRAM primitives

Browse source
This commit is contained in:
Krystine Sherwin 2025-10-08 14:08:41 +13:00
parent 763c69b554
commit cc217456b3
No known key found for this signature in database
3 changed files with 182 additions and 1497 deletions
Download patch file Download diff file Expand all files Collapse all files

46
techlibs/analogdevices/lutrams.txt
View file

@ -4,66 +4,40 @@
# Single-port RAMs.
ram distributed $__ANALOGDEVICES_LUTRAM_SP_ {
cost 8;
widthscale;
option "ABITS" 5 {
cost 1;
abits 5;
widths 8 global;
width 1;
}
option "ABITS" 6 {
cost 2;
abits 6;
widths 4 global;
width 1;
}
init no_undef;
prune_rom;
port arsw "RW" {
clock posedge;
clock anyedge;
}
}
# Dual-port RAMs.
ram distributed $__ANALOGDEVICES_LUTRAM_DP_ {
cost 8;
widthscale;
option "ABITS" 5 {
cost 2;
abits 5;
widths 4 global;
width 1;
}
option "ABITS" 6 {
cost 4;
abits 6;
widths 2 global;
}
option "ABITS" 7 {
abits 7;
widths 1 global;
width 1;
}
init no_undef;
prune_rom;
port arsw "RW" {
clock posedge;
}
port ar "R" {
}
}
# Simple dual port RAMs.
ram distributed $__ANALOGDEVICES_LUTRAM_SDP_ {
cost 8;
widthscale 7;
option "ABITS" 5 {
abits 5;
widths 6 global;
}
option "ABITS" 6 {
abits 6;
widths 3 global;
}
init no_undef;
prune_rom;
port sw "W" {
clock posedge;
clock anyedge;
}
port ar "R" {
}