mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 19:35:53 +00:00
Code Activity

Merge pull request #2364 from whitequark/manual-typo

Browse source 
manual: fix typo
This commit is contained in:
Miodrag Milanović 2020-08-27 18:35:53 +02:00 • committed by GitHub
commit cc0a4e8f39
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
manual/CHAPTER_Overview.tex
View file

@ -92,7 +92,7 @@ in different stages of the synthesis.
\section{The RTL Intermediate Language}
All frontends, passes and backends in Yosys operate on a design in RTLIL} representation.
All frontends, passes and backends in Yosys operate on a design in RTLIL representation.
The only exception are the high-level frontends that use the AST representation as an intermediate step before generating RTLIL
data.