mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-20 14:15:49 +00:00
WIP
This commit is contained in:
parent
afdae7b87e
commit
c3ffbf6fae
229 changed files with 3902 additions and 3835 deletions
|
|
@ -68,7 +68,7 @@ struct FoldInvWorker {
|
|||
void find_inverted_bits()
|
||||
{
|
||||
for (auto cell : module->selected_cells()) {
|
||||
if (cell->type != ID($__CC_NOT))
|
||||
if (cell->type != TW($__CC_NOT))
|
||||
continue;
|
||||
SigBit a = sigmap(cell->getPort(TW::A)[0]);
|
||||
SigBit y = sigmap(cell->getPort(TW::Y)[0]);
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue