mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-24 16:12:33 +00:00
Code Activity

WIP

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-12 00:18:53 +02:00
parent afdae7b87e
commit c3ffbf6fae
229 changed files with 3902 additions and 3835 deletions
Download patch file Download diff file Expand all files Collapse all files

12
passes/techmap/muxcover.cc
View file

@ -116,12 +116,12 @@ struct MuxcoverWorker
if (!cell->input(conn.first))
continue;
for (auto bit : sigmap(conn.second)) {
if (used_once.count(bit) || cell->type != ID($_MUX_) || conn.first == ID::S)
if (used_once.count(bit) || cell->type != TW($_MUX_) || conn.first == ID::S)
roots.insert(bit);
used_once.insert(bit);
}
}
if (cell->type == ID($_MUX_))
if (cell->type == TW($_MUX_))
sig_to_mux[sigmap(cell->getPort(TW::Y))] = cell;
}
@ -513,7 +513,7 @@ struct MuxcoverWorker
if (GetSize(mux.inputs) == 2) {
count_muxes_by_type[0]++;
Cell *cell = module->addCell(NEW_TWINE, ID($_MUX_));
Cell *cell = module->addCell(NEW_TWINE, TW($_MUX_));
cell->setPort(TW::A, mux.inputs[0]);
cell->setPort(TW::B, mux.inputs[1]);
cell->setPort(TW::S, mux.selects[0]);
@ -523,7 +523,7 @@ struct MuxcoverWorker
if (GetSize(mux.inputs) == 4) {
count_muxes_by_type[1]++;
Cell *cell = module->addCell(NEW_TWINE, ID($_MUX4_));
Cell *cell = module->addCell(NEW_TWINE, TW($_MUX4_));
cell->setPort(TW::A, mux.inputs[0]);
cell->setPort(TW::B, mux.inputs[1]);
cell->setPort(TW::C, mux.inputs[2]);
@ -536,7 +536,7 @@ struct MuxcoverWorker
if (GetSize(mux.inputs) == 8) {
count_muxes_by_type[2]++;
Cell *cell = module->addCell(NEW_TWINE, ID($_MUX8_));
Cell *cell = module->addCell(NEW_TWINE, TW($_MUX8_));
cell->setPort(TW::A, mux.inputs[0]);
cell->setPort(TW::B, mux.inputs[1]);
cell->setPort(TW::C, mux.inputs[2]);
@ -554,7 +554,7 @@ struct MuxcoverWorker
if (GetSize(mux.inputs) == 16) {
count_muxes_by_type[3]++;
Cell *cell = module->addCell(NEW_TWINE, ID($_MUX16_));
Cell *cell = module->addCell(NEW_TWINE, TW($_MUX16_));
cell->setPort(TW::A, mux.inputs[0]);
cell->setPort(TW::B, mux.inputs[1]);
cell->setPort(TW::C, mux.inputs[2]);