mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-23 07:32:32 +00:00
Code Activity

WIP

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-12 00:18:53 +02:00
parent afdae7b87e
commit c3ffbf6fae
229 changed files with 3902 additions and 3835 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/memory/memory_bmux2rom.cc
View file

@ -47,7 +47,7 @@ struct MemoryBmux2RomPass : public Pass {
for (auto module : design->selected_modules()) {
for (auto cell : module->selected_cells()) {
if (cell->type != ID($bmux))
if (cell->type != TW($bmux))
continue;
SigSpec sig_a = cell->getPort(TW::A);