mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 21:55:48 +00:00
Code Activity

WIP

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-12 00:18:53 +02:00
parent afdae7b87e
commit c3ffbf6fae
229 changed files with 3902 additions and 3835 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/cmds/future.cc
View file

@ -50,7 +50,7 @@ struct FutureWorker {
std::vector<Cell *> replaced_cells;
for (auto cell : module->selected_cells()) {
if (cell->type != ID($future_ff))
if (cell->type != TW($future_ff))
continue;
module->connect(cell->getPort(TW::Y), future_ff(cell->getPort(TW::A)));
@ -92,7 +92,7 @@ struct FutureWorker {
if (!ff.has_clk && !ff.has_gclk)
log_error("Driver for future_ff target signal %s has cell type %s, which is not clocked\n", log_signal(bit),
driver.cell->type.unescape());
driver.cell->type);
ff.unmap_ce_srst();