mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

proc_clean: only consider fully-defined case operands.

Browse source
This commit is contained in:
Charlotte 2023-08-11 15:52:05 +10:00 • committed by Marcelina Kościelnicka
parent 40978971f4
commit bf84861fc2
2 changed files with 23 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/proc/proc_clean.cc
View file

@ -41,7 +41,7 @@ void proc_clean_switch(RTLIL::SwitchRule *sw, RTLIL::CaseRule *parent, bool &did
break;
for (int j = 0; j < int(cs->compare.size()); j++) {
RTLIL::SigSpec &val = cs->compare[j];
if (!val.is_fully_const())
if (!val.is_fully_def())
continue;
if (val == sw->signal) {
cs->compare.clear();