mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 13:23:40 +00:00
Code Activity

Include boxes in attrmap

Browse source 
Rename `selected_members` iterator to memb.
Add comment on `selected_processes` loop for clarity.
This commit is contained in:
Krystine Sherwin 2025-06-21 09:49:56 +12:00
parent 784de0f6e3
commit beaca05b40
No known key found for this signature in database
1 changed files with 5 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

9
passes/techmap/attrmap.cc
View file

@ -263,16 +263,17 @@ struct AttrmapPass : public Pass {
if (modattr_mode) if (modattr_mode)
{ {
for (auto module : design->selected_whole_modules()) for (auto module : design->all_selected_whole_modules())
attrmap_apply(stringf("%s", log_id(module)), actions, module->attributes); attrmap_apply(stringf("%s", log_id(module)), actions, module->attributes);
} }
else else
{ {
for (auto module : design->selected_modules()) for (auto module : design->all_selected_modules())
{ {
for (auto wire : module->selected_members()) for (auto memb : module->selected_members())
attrmap_apply(stringf("%s.%s", log_id(module), log_id(wire)), actions, wire->attributes); attrmap_apply(stringf("%s.%s", log_id(module), log_id(memb)), actions, memb->attributes);
// attrmap already applied to process itself during above loop, but not its children
for (auto proc : module->selected_processes()) for (auto proc : module->selected_processes())
{ {
std::vector<RTLIL::CaseRule*> all_cases = {&proc->root_case}; std::vector<RTLIL::CaseRule*> all_cases = {&proc->root_case};