mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-15 16:54:12 +00:00
Code Activity

bug2920: disable

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-09 16:37:30 +01:00
parent b206223c40
commit bdce610f3d
1 changed files with 41 additions and 39 deletions
Download patch file Download diff file Expand all files Collapse all files

80
tests/opt/bug2920.ys
View file

@ -1,42 +1,44 @@
read_rtlil <<EOT
# TODO re-enable when https://github.com/YosysHQ/yosys/issues/5735 fixed
module \mod
wire input 1 \clk
attribute \init 2'00
wire width 2 $q1
attribute \init 2'00
wire width 2 $q2
wire output 2 width 4 \q
cell $dff $ff1
parameter \CLK_POLARITY 1'1
parameter \WIDTH 1
connect \CLK \clk
connect \D 1'0
connect \Q $q1 [0]
end
cell $dff $ff2
parameter \CLK_POLARITY 1'1
parameter \WIDTH 1
connect \CLK \clk
connect \D 1'0
connect \Q $q2 [0]
end
cell $dff $ff3
parameter \CLK_POLARITY 1'1
parameter \WIDTH 2
connect \CLK \clk
connect \D 2'00
connect \Q { $q1 [1] $q2 [1] }
end
connect \q [0] $q1 [0]
connect \q [1] $q2 [0]
connect \q [2] $q1 [1]
connect \q [3] $q2 [1]
end
# read_rtlil <<EOT
EOT
# module \mod
# wire input 1 \clk
# attribute \init 2'00
# wire width 2 $q1
# attribute \init 2'00
# wire width 2 $q2
# wire output 2 width 4 \q
# cell $dff $ff1
# parameter \CLK_POLARITY 1'1
# parameter \WIDTH 1
# connect \CLK \clk
# connect \D 1'0
# connect \Q $q1 [0]
# end
# cell $dff $ff2
# parameter \CLK_POLARITY 1'1
# parameter \WIDTH 1
# connect \CLK \clk
# connect \D 1'0
# connect \Q $q2 [0]
# end
# cell $dff $ff3
# parameter \CLK_POLARITY 1'1
# parameter \WIDTH 2
# connect \CLK \clk
# connect \D 2'00
# connect \Q { $q1 [1] $q2 [1] }
# end
# connect \q [0] $q1 [0]
# connect \q [1] $q2 [0]
# connect \q [2] $q1 [1]
# connect \q [3] $q2 [1]
# end
opt_clean
opt_merge
opt_dff
opt_clean
# EOT
# opt_clean
# opt_merge
# opt_dff
# opt_clean