mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-22 13:41:27 +00:00
Code Activity

microchip: fix IdString memory leak

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-11-13 02:02:02 +01:00
parent 8c76f93fce
commit bc3fc21248
2 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/microchip/microchip_dsp.pmg
View file

@ -268,7 +268,7 @@ endmatch
code code
if (postAdd) if (postAdd)
{ {
if (postAdd->type.in(ID($sub)) && postAddAB == \A) { if (postAdd->type.in($sub) && postAddAB == \A) {
// if $sub, the multiplier output must match to $sub.B, otherwise no match // if $sub, the multiplier output must match to $sub.B, otherwise no match
} else { } else {
u_postAddAB = postAddAB; u_postAddAB = postAddAB;

6
techlibs/microchip/microchip_dsp_cascade.pmg
View file

@ -115,9 +115,9 @@ finally
Wire *cascade = module->addWire(NEW_ID, 48); Wire *cascade = module->addWire(NEW_ID, 48);
// zero port C and move wire to cascade // zero port C and move wire to cascade
dsp_pcin->setPort(ID(C), Const(0, 48)); dsp_pcin->setPort(\C, Const(0, 48));
dsp_pcin->setPort(ID(CDIN), cascade); dsp_pcin->setPort(\CDIN, cascade);
dsp->setPort(ID(CDOUT), cascade); dsp->setPort(\CDOUT, cascade);
// Configure wire to cascade the dsps // Configure wire to cascade the dsps
add_siguser(cascade, dsp_pcin); add_siguser(cascade, dsp_pcin);