mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-09 23:51:08 +00:00
Code Activity

dfflibmap: changed error warning from 'wide' to 'word-level' to match documentation

Browse source
This commit is contained in:
Iztok Jeras 2026-07-31 02:20:56 +02:00
parent ef7df59724
commit bade16eb23
3 changed files with 7 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/techmap/dfflibmap.cc
View file

@ -602,8 +602,8 @@ static void dfflibmap(RTLIL::Design *design, RTLIL::Module *module)
for (auto cell : module->cells()) {
auto cats = StaticCellTypes::categories;
if (cats.is_ff(cell->type) && !cats.is_stdcell(cell->type))
log_error("Wide register cell type %s is not supported.\n"
"Convert netlist to gate-level first.\n", cell->type);
log_error("Word-level register cell type %s is not supported.\n"
"Convert netlist to gate-level first (by running 'techmap').\n", cell->type);
if (design->selected(module, cell) && cell_mappings.count(cell->type) > 0)
cell_list.push_back(cell);

0
tests/techmap/dfflibmap_wide.ys → tests/techmap/dfflibmap_world_level.ys
View file

5
tests/techmap/dlatchlibmap_world_level.ys Normal file
View file

@ -0,0 +1,5 @@
read_verilog ../sim/dlatch.v
proc
logger -expect error "not supported" 1
dfflibmap -liberty dlatchlibmap.lib
logger -check-expected